Aspex Semiconductor Home Page
 
 
 
Linedancer
Overview
Functional Description
Linedancer HD
Overview
Functional Description
Accelera
Accelera 3000 Product Family
ASProCore IP
Development Tools
Activate Software Toolchain
WiMAX Development Kit
OpenRL Development Kit
Libraries
Image Processing Library
Open RL
Reference Code
Accelera Advanced Video Encoder
Advanced Video Compression
JPEG 2000
WIMAX (802.16d/e) PHY
3GPP Infrastructure
Product Brochures
 
 
 
 
Linedancer
The Linedancer processor contains 4,096 processing elements, a 32-bit RISC CPU, and a powerful DMA engine, for ultra high performance signal and image-processing.

Learn more about Linedancer by clicking on different areas of the block diagram:

 
   


3.2 GByte/sec 64-bit external memory interface

Up to 1GByte of external 64-bit wide data memory can be connected to each Linedancer chip, allowing the use of low-cost commodity DDR DRAM chips or modules.

The interface provides glueless support for industry-standard DDR, QDR and QDR2 modes, allowing fast SRAM to be connected for higher performance requirements.

A separate 32-bit program memory interface is also provided for applications requiring more code storage space. Both interfaces operate at full clock rate, up to 400 MHz.
 
 
 
 Return to top
 Login / register
 Site Index
Japanese home page
 Legal
 Home
 Products
 Encoders
 Markets
 Technology
 Company
 Contact Us
 Extranet